Listing of Claims:

1. (Currently Amended) A buffer manager, comprising:

an input for receiving packets of data, each packet associated with an output queue;

an intermediate storage facility having a plurality of blocks; and

one or more packets associated with the output queues into the blocks assigned to those output queues intermediate storage facility to buffer packet data according to destination output queues, and store an intermediate storage facility manager configured to assign particular blocks of the

manager comprises: (Original) A buffer manager according to claim 1 wherein the intermediate storage facility

a pointer repository for tracking locations in the intermediate storage facility;

trunks stored in the intermediate storage facility trunk manager configured to interact with the pointer repository to store locations of

- manager is made of one or more blocks of the intermediate storage facility having a common output queue (Original) A buffer manager according to claim 2 wherein each trunk managed by the trunk
- manager further comprises a temporary storage memory circuit for storing the packets of data prior to the time that the packets of data are stored in the intermediate storage facility (Original) A buffer manager according to claim 2 wherein the intermediate storage facility
- SRAM circuit. (Original) A buffer manager according to claim 1 wherein the intermediate storage facility is an
- queue is a virtual output queues sharing a common queue memory 6. (Currently Amended) A buffer manager according to claim 1 wherein the output gueues are
- 7. (Currently Amended) A buffer manager according to claim 1, further comprising:

previously stored in the intermediate storage facility; queue memory; and a second storage facility able to store groups of blocks that were

that were previously stored in the intermediate storage facility of the command, store into the <u>queue memory</u> second-storage facility one or more groups of blocks configured to accept a command from the intermediate storage facility manager and, upon receipt a second storage facility manager coupled to the intermediate storage facility manager and

manager comprises: 8. (Currently Amended) A buffer manager according to claim 7 wherein the second storage facility

a memory access controller coupled to the queue memory second storage facility

portions of groups of blocks to particular banks of the queue memory second storage facility a memory bank scheduler coupled to the memory access controller and configured to direct

facility manager comprises a dynamic balancer, including: (Currently Amended) A buffer manager according to claim 8, wherein the second storage

token register including a number of tokens,

write process managers. token distributor configured to allocate the number of tokens between read and

storage facility equal to the number of write tokens received, and token distributor and authorize a number of data write operations to the queue memory seeend the write process manager configured to accept a number of write tokens from the

storage facility equal to the number of read tokens received token distributor and authorize a number of data read operations to the queue memory second the read process manager configured to accept a number of read tokens from the

- operations are performed to force all of the number of data write operations to be performed before any of the data read 10. (Original) A buffer manager according to claim 9 wherein the dynamic balancer is configured
- configured to supervise output queues made of one or more trunks 11. (Original) A buffer manager according to claim 7, further comprising an output queue manager

- second-storage-facility is an SDRAM circuit. (Currently Amended) A buffer manager according to claim 7 wherein the queue memory
- store groups of blocks that were previously stored in the queue memory second storage facility. storage facility coupled to the second storage facility manager, the third storage facility able to (Currently Amended) A buffer manager according to claim 7, further comprising a third
- 14. (Currently Amended) A buffer manager according to claim 7, further comprising an output SDRAM storage circuit;

queue memorysecond storage facility SDRAM controller circuit configured to store trunks of data that were previously stored in the an output SDRAM controller coupled to the second storage facility manager, the output

- 15. (Currently Amended) A line interface card, comprising: one or more input ports configured to receive packets;
- one or more output ports configured to transmit packets; and a packet buffer manager, including
- a buffer memory having blocks of storage locations;
- common assigned output queues for storage into the buffer memory blocks; the groups into the buffer memory blocks, wherein the data packets are sorted into groups having a buffer memory manager configured to sort the data packets into groups and store
- packet data from the buffer memory; and block storage memory comprising the output queues to receive the grouped
- a block storage memory manager coupled to the buffer memory manager
- 16. (Canceled).
- 17. (Canceled).

storage memory manager comprises: (Currently Amended) A line interface card according to claim [[17]] 15 wherein the block

a memory access controller coupled to the block storage memory;

portions of the one or more groups of blocks to particular banks of the block storage memory a memory bank scheduler coupled to the memory access controller and structured to direct

- memory able to store groups of blocks that were previously stored in the block storage memory. second block storage memory coupled to the buffer memory manager, the second block storage 19. (Currently Amended) A line interface card according to claim [[17]] 15, further comprising a
- 20. (Currently Amended) A line interface card according to claim [[17]] 15, further comprising: an output SDRAM storage circuit;

SDRAM controller circuit structured to store trunks of data that were previously stored in the block storage memory. an output SDRAM controller coupled to the block storage memory manager, the output

- 21. (Original) A line interface card according to claim 15 wherein the computer network is the
- time that the packets of data are stored in the buffer memory further comprises a temporary storage memory circuit for storing the packets of data prior to the 22. (Original) A line interface card according to claim 15 wherein the buffer memory manager
- coupled to one or more of the input ports and output ports 23. (Original) A line interface card according to claim 15, further comprising a packet processor
- 24. (Currently Amended) A network device, comprising: one or more input ports;

one or more output ports;

a switching fabric connecting selected input ports to selected output ports; a packet buffer manager, including

a buffer memory having a plurality of storage location blocks,

blocks in the buffer memory, wherein the data packets are sorted into groups having common ports into groups and store the groups into one or more of the plurality of the storage location assigned output queues for storage into the buffer memory blocks. a buffer memory manager configured to sort data packets accepted from the input

packet data from the buffer memory, and a block storage memory comprising the output queues to receive the grouped

a block storage memory manager coupled to the buffer memory manager; and

switching fabric. scheduler configured to direct the packet buffer manager to output the groups through the

- 25. (Canceled).
- 26. (Canceled).
- receipt of the command, store into the block storage memory one or more groups of blocks that memory manager is configured to accept a command from the buffer memory manager and, upon were previously stored in the buffer memory 27. (Currently Amended) A network device according to claim [[26]] 24 wherein the block storage
- storage memory manager comprises: 28. (Currently Amended) A network device according to claim [[26]] 24 wherein the block

a memory access controller coupled to the block storage memory;

portions of groups of blocks to particular banks of the block storage memory. a memory bank scheduler coupled to the memory access controller and configured to direct

- storage memory able 29. memory (Currently Amended) A network device according to claim [[26]] 24, further comprising a second block storage memory coupled to the buffer memory manager, the second block to store groups of blocks that were previously stored in the block storage
- 30. (Currently Amended) A network device according to claim [[26]] 24, further comprising:

an output SDRAM storage circuit;

storage memory SDRAM controller circuit structured to store trunks of data that were previously stored in the block an output SDRAM controller coupled to the block storage memory manager, the output

31. (Original) A network device according to claim 24 wherein the computer network is the Internet.

32. (Currently Amended) A network device, comprising:

packet having an assigned output queue; one or more input ports structured to accept data packets from a computer network, each

one or more output ports structured to send data packets onto the computer network;

and structured to connect selected input ports to selected output ports; a switching fabric coupled to the one or more input ports and the one or more output ports

a packet buffer manager, including

an input coupled to the one or more input ports,

store at least a portion of the data packets accepted from the one or more input ports, buffer memory having a plurality of storage location blocks, each block able to

or more input ports into groups, store the groups into one or more of the plurality of the storage data packets are sorted into groups having common assigned output queues for storage into the buffer memory blocks location blocks in the buffer memory, and retrieve one or more of the stored groups, wherein the buffer memory manager structured to sort the data packets accepted from the one

packet data from the buffer memory, and a block storage memory comprising the output queues to receive the grouped

a block storage memory manager coupled to the buffer memory manager; and

the groups read from the buffer memory through the switching fabric structured to direct the packet buffer manager to read one or more of the stored groups and to direct a scheduler coupled to the packet buffer manager and to the switching fabric, the scheduler

33. (Canceled).

- 34. (Canceled).
- 35. (Currently Amended) A method for buffering packet data in a network device, comprising queue receiving data packets at an input port, each data packet having a predetermined output

data having the same output queue; aligning the data packets into groups of packets packet data, each group comprising packet

- together in blocks of a memory device comprising the output queues buffering the packet data groups in the blocks of a memory buffer arranged by blocks; and storing the grouped data packets selecting buffered packet data groups for storage in
- including creating a same output queues (Currently Amended) A method for buffering packet data according list of the blocks used to store the grouped packet data packets having the to claim 35, further
- comprising, upon receiving a signal: (Currently Amended) A method for buffering packet data according to claim 35, further

in the blocks of the memory buffer device; and <u>reading a selected packet data group predetermined-grouped-data-packets</u> previously stored

- removing the read grouped data packets from the memory buffer device
- predetermined grouped data packets have been read from the memory buffer device data group has predetermined grouped data packets in a second memory device after the comprises storing the selected packet data group in the memory device after the selected packet 38. (Currently Amended) A method for buffering packet data according to claim 37 that further
- 39. aligning the data packets into packet data groups of packets each having the same output queue comprises: (Currently Amended) A method for buffering packet data according to claim 35 wherein

data packets having the same output queue; determining a required number of blocks in the memory buffer device to store the packet

creating an ordered list of the addresses obtained obtaining addresses of the required number of free blocks in the memory <u>buffer</u> device; and

aligning the data packets into packet data groups of packets each having the same output queue comprises: (Currently Amended) A method for buffering packet data according to claim 35 wherein

data packets having the same output queue; determining a required number of blocks in the memory buffer device to store the packet

Ŋ free block pool; and requesting pointers to the required number of free blocks in the memory buffer device from

creating a linked list of the pointers obtained from the free block pool

(Currently Amended) A method for buffering packet data according to claim 35, further

in the memory buffer device; and having the same output queue as [[the]] a packet data group currently of packets previously stored receiving an additional packet[[s]] at the input port, some of the additional packet[[s]]

output queue as the group of packets previously stored in the memory device; and buffer and having the same output queue device the received additional packets having the same storing packet data from the additional packet in the packet data group in the memory

device to the memory location of the additional packets stored in the memory device relating the memory-location of the group of packets previously stored in the memory

pointers to a linked list representing the blocks in the memory buffer assigned to the packet data location of the additional packets stored in the memory device comprises adding additional memory location of the group of packets previously stored in the memory device to the memory storing packet data from the additional packet in the packet data group comprises relating the dnora (Currently Amended) A method for buffering packet data according to claim 41 wherein

- storing the selected packet data group predetermined grouped data packets in the a second memory memory device as a single unit. device comprises storing the selected packet data group grouped data packets in an SDRAM 43. (Currently Amended) A method for buffering packet data according to claim 38 wherein
- signal is generated when one of the following conditions is true: 44. (Currently Amended) A method for buffering packet data according to claim 37 wherein the

together in blocks of the memory buffer device has elapsed; or when a pre-set time after storing the selected packet data group the grouped data packets

a threshold. when an amount of data stored in the blocks of the memory buffer device equals or exceeds